In this paper, a post-breakdown resistance value of antifuse cells has been calculated with respect to breakdown spots. Also, the effect of body doping concentration and source/drain abruptness on the post-breakdown resistance has been observed in the case of gate underlap and overlap structures. Based on simulation results, we have proposed some ways of making the post-breakdown resistance distribution uniform.
as redundancy memory for DRAM/SRAM cells and post-package trimming. Among various kinds of antifuse cells, gate oxide antifuse cells have the advantages of low cost and full compatibility with standard CMOS process [1, 2, 3] . However, due to the continued scaling of gate oxide thickness and breakdown voltage, it becomes more difficult to induce hard breakdown, which means that more frequent soft breakdown occur. Thus, in the case of small-sized antifuse cells, high post-breakdown resistance value and its large distribution are inevitable.
R. Degraeve et al. have calculated the post-breakdown resistance value as a function of breakdown locations [4] . They have observed that the postbreakdown resistance value decreases as breakdown rupture paths approach the source or drain regions. It is because of physical difference of the breakdown path resistance or difference in resistance in the extensions compared to the channel. In this paper, we have observed the effect of body doping concentration (N B ) and source/drain (S/D) abruptness on the post-breakdown resistance distribution in the case of gate underlap and overlap structures. Also, based on simulation and analytical results, we have proposed a few ways of narrowing post-breakdown resistance distribution.
Distribution of post-breakdown resistance
The n-channel MOS antifuse has been simulated by using Silvaco ATLAS [5] . The simulated antifuse cells have a gate oxide thickness of 2 nm, a channel width of 1 μm, a gate length (L G ) of 100 nm and a junction depth of 30 nm. The doping concentrations of the deep S/D (N S/D ), LDD (N LDD ) and N B are 1 × 10 20 , 1 × 10 18 and 1 × 10 15 cm −3 , respectively. For the simplicity of simulation, and ideal breakdown path and a breakdown path of 1 nm width and 1 nm length have been assumed. Also, we have added external resistance in the breakdown path to adjust poly-Si resistance (R POLY ) and path resistance (R PATH ) [6] . Then, we have extracted the post-breakdown resistance distribution by shifting the breakdown path along the channel. The gate electrode was biased at 1.5 V. The source, drain and body electrode were grounded.
Gate oxide antifuse structures can be classified into gate underlap and overlap structures. Thus, the post-breakdown resistance distribution should be considered for the two kinds of structures. Also, for the purpose of narrow post-breakdown resistance distribution, we have observed the effect of N B and S/D abruptness on the post-breakdown resistance distribution as a function of gate overlap. Fig. 1 shows the post-breakdown resistance distribution as a function of breakdown location and N B when the gate overlap is 0 nm. Three properties have been observed in Fig. 1 . First, the gate edge region shows lower postbreakdown resistance value than the mid-channel region. It is because channel resistance (R CH ) is different at gate edge and mid-channel regions. Second, abrupt increase of post-breakdown resistance value is observed around gate edge regions. This abrupt increase occurs at the end of effective chan- nel region where an inversion layer is changed into an accumulation layer. Thus, the higher N B expands the region of high post-breakdown resistance value. Finally, it is observed that higher N B leads to wide post-breakdown resistance distribution. It is because that high N B results in high threshold voltage and large R CH . Thus, the post-breakdown resistance value in the channel region increased as N B increases. Then, we have observed the effect of S/D abruptness in the case of gate underlap and overlap structures. Fig. 2 shows the post-breakdown resistance variation (ΔR) between minimum and maximum value along the channel with the variation of gate overlap and S/D abruptness. In here, N B is fixed at 10 15 cm −3 . Also, the lengths of deep S/D, LDD and channel are fixed while only gate overlap or underlap length has been changed. As mentioned above, the post-breakdown resistance value is minimum when a rupture path is formed at the gate edge while it shows the maximum when a rupture path is formed at the mid-channel. Fig. 2 has been analyzed as follows: Fig. 2 , when the underlap is 5 nm (= overlap is −5 nm), the graph splits into three parts with respect to the variation S/D abruptness. When the S/D abruptness is 10 nm/dec, the breakdown spot at the gate edge is overlapped with the LDD region. On the other hand, when the S/D abruptness is 3 nm/dec, the breakdown spot at the gate edge is located at the interface between the accumulation and inversion layer. Thus, ΔR is smaller when the S/D abruptness is 3 nm/dec than when it is 10 nm/dec. Finally, when the S/D abruptness is 1 nm/dec, the LDD region is not overlapped with gate region. Thus, ΔR decreases more abruptly than that when the S/D abruptness is higher than 3 nm/dec. Fig. 3 (a) shows the equivalent circuit models of gate underlap structures. For quantitative analysis, the post-breakdown resistance has been decomposed. In the case 1, minimum post-breakdown resistance (R min underlap ) is given by
where R S/D is deep S/D resistance, R LDD is LDD series resistance and R UN is underlap resistance. The case 2 shows maximum post-breakdown resistance in the gate underlap structure (R max underlap ) and the equation is given by
Finally, ΔR in gate underlap structures (ΔR underlap ) can be obtained as Fig. 3 . Equivalent circuit models in the case of (a) gate underlap and (b) gate overlap structure.
From eq. (3), it can be inferred that ΔR underlap decreases as R UN increases which means that the underlap length increases. As a result, when the underlap is 10 nm, ΔR shows the minimum. However, and increase of underlap length leads to lower on current and large post-breakdown resistance value. Thus, underlap length should increase within a permitted limit in the senseamplifier circuit. Also, it should be noted that the S/D abruptness does not affect ΔR as long as the breakdown spot is the same. Only the location of breakdown path matters. b) Overlap case Gate overlap antifuse cells have the advantage of lower post-breakdown resistance value because of higher on current than gate underlap structures. When the gate overlap ranges from 0 to 10 nm, the breakdown location at the gate edge is fully overlapped with LDD regions. As a result, gate overlap structures which include the breakdown location at S/D and channel regions shows wider distribution than the gate underlap structures which only include breakdown location at channel regions. Fig. 3 (b) shows the equivalent circuit models of gate overlap structures. The difference from underlap structures is that overlap resistance (R OV ) replaces R UN . In the case 3, minimum postbreakdown resistance (R min overlap ) is given by
The case 4 shows maximum post-breakdown resistance in gate overlap structures (R max overlap ) and the equation is given by
Finally, ΔR in gate overlap structures (ΔR overlap ) can be obtained as follows
From eq. (6), it can be inferred that ΔR overlap decreases as R OV decreases when the R CH is fixed. Thus, a decrease of overlap length can reduce the ΔR in gate overlap structures. As a result, when the gate overlap ranges from 0 to 10 nm, ΔR shows increase regardless S/D abruptness as shown in Fig. 2 . However, unlike these simulation results, if R CH is not fixed, the channel Fig. 4 . The proposed antifuse cells in the case of (a) uniform n-doped channel and (b) highly n-doped mid-channel.
length decreases as overlap length increase. Thus, ΔR overlap is rewritten by
where x is the overlap length, ρ OV is R OV per unit channel length and ρ CH is R CH per unit channel length. From eq. (7), as x increases, ΔR overlap decreases. When x is 0, ΔR overlap shows the maximum value while when x is L G /2, ΔR overlap shows the minimum value. Thus, one way of narrowing ΔR overlap is connecting the source and drain with n-doped region, as shown in Fig. 4 (a) . Furthermore, higher n-doped mid-channel as compared with S/D edge regions can reduce ΔR as shown in Fig. 4 (b) . It is because that R CH decreases at mid-channel region.
Conclusions
The post-breakdown resistance value of gate oxide antifuse has been calculated as a function of breakdown location in the case of gate underlap and overlap structures. Also, the effects of N B and S/D abruptness on the postbreakdown resistance distribution have been observed. At low N B , with the decrease of threshold voltage and R CH , post-breakdown resistance distribution becomes narrower. Also, it has been found out that ΔR decreases as the gate overlap length decreases in the case of gate overlap structures and that ΔR decreases as the gate underlap length increases in the case of gate underlap structures at constant R CH . On the other hand, when R CH is not constant, connecting the source and drain regions with n-doped region is one way of reducing ΔR in the case of gate overlap structures. Also, introducing highly n-doped mid-channel region is another way of reducing ΔR in the case of gate overlap structures.
